Get the latest insights from leaders and RISC-V founders

The SiFive blog is your go-to source for updates on breakthroughs in processor IP, compute density, chip architecture, and innovations whether you're producing killer wearables and consumer devices, optimizing a datacenter, or building next-generation automobiles. Check back often and be the first to know what we're delivering next.

December 2018

SiFive - December 27, 2018

You Will Not Get Fired for Choosing RISC-V

Published by SemiWiki.

Read More

SiFive - December 18, 2018

Open Standards Work!

We are really excited to see Wave Computing announce the open MIPS ISA and R6 processor core. SiFive would like to congratulate and welcome MIPS to the open-source community with its MIPS Open Initiative. The addition of the MIPS 32 and 64-bit open ISA will provide more options freely available to SoC designers. The open-source processor community, based on the RISC-V ISA, is thriving, and the addition of MIPS underscores the fact that the world is indeed becoming more open. Open ISA enables chip designers, innovators and academics to explore and expand their designs. The ability to add extensions to the base ISA makes it an attractive option for applications requiring special configurations. Chip designers no longer have to settle for an off-the-shelf processor. SiFive RISC-V cores have enabled a high degree of customization, which our customers have loved and used to create designs at 1/3 the power and area versus other solutions.

Read More