Advanced Trace and Debug IP
The SiFive® Insight™ solution is the industry’s first comprehensive pre-integrated advanced trace and debug solution for RISC-V, offering SoC designers class-leading debug capabilities to bring-up first silicon, support hardware and software integration, and debug software applications. From run-control debug, to cross-triggering, to advanced multi-core trace solutions, all SiFive Insight advanced trace and debug features are pre-integrated with SiFive’s RISC-V Core IP in a single deliverable and are verified together.
SiFive Insight is pre-integrated with SiFive RISC-V Core IP and can be easily configured using SiFive Core Designer to meet your specific requirements.
SiFive Insight Standard Debug
Every SiFive Core IP Series includes standard run-control debug. Run-control debug is accessible over a number of industry standard interfaces and enables capabilities such as hardware breakpoints and external triggers that allow for SiFive cores to be halted by instruction accesses, data accesses, and external events, while System Bus Access (SBA) enables the debugger to access memories without interrupting the core.
Standard Debug Key Features
- Support for JTAG, cJTAG, and AMBA APB interfaces
- Heterogeneous multi-core debug capability
- Up to 16 hardware breakpoints on instruction or data accesses
- Up to 16 external breakpoint triggers
- Option to include System Bus Access (SBA) to access memory without interrupting the core
SiFive Insight Advanced Trace and Debug
Every SiFive Core IP series has the option to be coupled with a Nexus 5001-compliant trace encoder. Nexus 5001 has been an IEEE standard since 2003 and is well-supported by the software tool ecosystem. The SiFive Insight trace encoder is highly configurable to meet application specific requirements.
Trace Key Features
- Heterogeneous multi-core trace capability
- Optional time-stamping with configurable resolution and source
- Up to 16 input and output hardware trace triggers for system-level interaction
- Support for several trace sink options: SRAM, ATB, pins, and system memory
- Optional Instrumented Trace Component (ITC) to embed print statements directly into the trace stream
SiFive Freedom Studio fully supports the SiFive Insight trace and debug IP, providing users access to a free Eclipse-based IDE for software development and system debug.
SiFive Insight is supported by leading tool vendors:
Compatible with Arm® CoreSight™ Technology
A unique feature of SiFive Insight is compatibility with Arm® CoreSight™ technology, enabling SiFive cores to easily coexist in mixed-ISA environments. This feature allows developers to continue to leverage their investments in existing hardware platforms as well as software and tools in mixed-ISA SoC designs, making it easier than ever to adopt SiFive RISC-V for your next-generation design.
RISC-V Core IP
Choose from one of SiFive's silicon-proven RISC-V Standard Cores, and personalize to get the features that you want with SiFive Core Designer.
Get in Touch
We'd like to hear from you. Share your vision with our dedicated sales team, and we'll shape a solution that fits your need.