Resources & Support
About Us

SiFive Press Room

May 02, 2018

SiFive To Discuss Latest Technology Developments at RISC-V Workshop

WHO: SiFive, the leading provider of commercial RISC-V processor IP, and the following executives:

  • Krste Asanovic, co-founder and chief architect
  • Yunsup Lee, co-founder and chief technology officer
  • Andrew Waterman, co-founder and chief engineer
  • Palmer Dabbelt, lead engineer

WHAT: SiFive, the leading provider of commercial RISC-V processor IP, will present five key sessions and tutorials at this year’s RISC-V Workshop in Barcelona. As SiFive continues its mission to democratize access to custom silicon, the company will present the following Workshop sessions:

  • Monday, May 7: Workshop Tutorial Day
    • 1:15 p.m. – “Base ISA” with Andrew Waterman
  • Tuesday, May 8: Workshop Day 1
    • 9 a.m. – “State of the Union: RISC-V” with Krste Asanovic
    • 9:30 a.m. – “The State of RISC-V Software” with Palmer Dabbelt, SiFive; and Arun Thomas, Draper Labs
    • 2:45 p.m. – “HiFive Unleashed: World’s First Multi-Core RISC-V Linux Dev Board” with Yunsup Lee
  • Wednesday, May 9: Workshop Day 2
    • 9 a.m. – “Fast Interrupts for RISC-V” with Krste Asanovic

SiFive also will demo the industry’s first RISC-V development board with Linux support, HiFive Unleashed. For more information, visit: https://www.techtarget.com/searchcio/answer/ITPro-Today-Network-Computing-IoT-World-Today-combine-with-TechTarget

WHEN: Monday, May 7, to Thursday, May 10, 2018

WHERE: Universitat Politècnica de Catalunya, Campus Nord, Calle Jordi Girona, 1-3, 08034 Barcelona, Spain

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom and Western Digital. For more information, visit www.sifive.com.

MEDIA CONTACTS

Stephanie Chan
SHIFT Communications for SiFive
646-756-3713
sifive@shiftcomm.com

Read more SiFive news

SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
Press Release
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
SiFive, Inc., and AMD showcased a demonstration of AMD ROCm™ 10.0 running on SiFive’s recently announced BigSky Datacenter Development Platform.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Press Release
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
The SiFive BigSky datacenter development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
Press Release
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
SiFive, Inc., the gold standard for RISC-V computing, today announced the launch of the SiFive Performance™ P570 Gen 3, the most powerful and efficient out-of-order processor IP in its class. Purpose-built for demanding edge AI, high-end consumer, and commercial IoT applications, the P570 Gen 3 delivers a large leap in performance compared to the popular P550 Gen 1, and also provides the most modern RVA23 ISA profile support.