Resources & Support
About Us

SiFive Blog

The latest insights, and deeper technology dives, from RISC-V leaders

November 15, 2017

Analog Bits Clocks into the DesignShare Ecosystem

Our DesignShare family is growing, and we’re thrilled to announce that Analog Bits, the industry’s leading provider of low-power mixed-signal IP solutions, is now a part of the ecosystem.

System designers will have access to Analog Bits’ precision clocking macros such as PLLs and SERDES IP available for the SiFive Freedom platforms through DesignShare.

Analog Bits has become an important supplier of differentiated IP embedded in SoC devices and has been instrumental in spawning the mobile and computing revolution. By joining our DesignShare initiative, it can help remove the barriers to entry that traditionally have blocked users from developing custom silicon. This is encouraging innovation in what has been a stagnant semiconductor industry by reducing the upfront engineering costs required to bring a custom chip design to realization using the SiFive Freedom platform.

We’re proud to see the DesignShare ecosystem grow within a few short months and are excited have more companies join our initiative.

Are you interested in being a part of the evolution? Let’s talk!

To learn more about Analog Bits’ participation in DesignShare.

Jack Kang
Jack Kang
SVP, WW Business Development, Sales, and Customer Experience (CX)

A member of the founding team at SiFive, Jack oversees the Business Development (BD), Customer Experience (CX), and Corporate Marketing groups at SiFive. He is responsible for strategic business initiatives and partnerships, technical pre-sales activities and post-sales support, and corporate messaging and campaigns at SiFive. Prior to SiFive, Jack held a variety of senior business development, product management, and product marketing roles at NVIDIA and Marvell with a long track record of successful, large-scale design wins. Jack received his BS degree in Electrical Engineering and Computer Science from UC Berkeley and has over 20 U.S. patents from his time as a CPU design engineer.

Read more Insights from the RISC-V Experts

The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
Blog Post
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
SiFive has developed its Intelligence Family compute engines to be the ideal Accelerator Control Unit (ACU) to work with customers' custom accelerators. Although the Intelligence compute IP can be a great edge inference engine on its own, these core and core complexes have also been specifically designed to be the ideal solution to act as a dedicated, programmable RISC-V front-end controller to command and control custom accelerators.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
Blog Post
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
SiFive explains how Ratification of the SPMP specification is good news for embedded security.
Introducing SKL: The SiFive Kernel Library
Blog Post
Introducing SKL: The SiFive Kernel Library
SiFive makes available an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines