Resources & Support
About Us

SiFive Press Room

February 26, 2018

MEDIA ALERT: SiFive to Host RISC-V Hackathon at Embedded Linux Conference

WHO: SiFive, the leading provider of commercial RISC-V processor IP.

WHAT: SiFive will hold its first hackathon at the Embedded Linux Conference, providing an opportunity for developers to test SiFive’s HiFive Unleashed board featuring the Freedom U540 SoC, the industry’s first RISC-V based, 64-bit quadcore processor running Linux.

Each developer or team at the hackathon will be provided with a HiFive Unleashed and a HiFive1 board (based on the Freedom E310 SoC) along with a designated challenge for each board. The winners of each challenge will be among the very first to take home their own HiFive Unleashed board and a cash prize of $1,000.

The HiFive Unleashed board was announced in October 2017, with the first real-world Linux demo at FOSDEM in February. Developers can purchase the HiFive Unleashed board online. The board will ship in late March for early access users; more boards will ship in late June.

The hackathon is free for conference attendees. To register for the hackathon, visit https://www.regonline.com/ELCIOTNA18.

WHEN: 10:30 a.m. Monday, March 12, 2018 through 1 p.m. Wednesday, March 14, 2018

WHERE: The Embedded Linux Conference at the Hilton Portland in Portland, Ore.

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

MEDIA CONTACTS

Jack Kang
SiFive
(510) 673-1309
jack@sifive.com
Jamie Feller
SHIFT Communications for SiFive
(415) 591-8432
sifive@shiftcomm.com

Read more SiFive news

SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
Press Release
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
SiFive, Inc., and AMD showcased a demonstration of AMD ROCm™ 10.0 running on SiFive’s recently announced BigSky Datacenter Development Platform.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Press Release
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
The SiFive BigSky datacenter development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
Press Release
SiFive Sets New Bar for High-Performance RISC-V with Third-Generation Performance P550 and P570 IP
SiFive, Inc., the gold standard for RISC-V computing, today announced the launch of the SiFive Performance™ P570 Gen 3, the most powerful and efficient out-of-order processor IP in its class. Purpose-built for demanding edge AI, high-end consumer, and commercial IoT applications, the P570 Gen 3 delivers a large leap in performance compared to the popular P550 Gen 1, and also provides the most modern RVA23 ISA profile support.