SiFive Blog
The latest insights, and deeper technology dives, from RISC-V leaders
Introducing the U54-MC RISC-V Core IP – The First RISC-V Core with Linux Support
Since we launched the industry’s first open-source RISC-V SoC back in July of last year, we’ve had the pleasure of pushing the boundaries of the RISC-V ecosystem and have been delighted by the support that SiFive – and RISC-V – has gained from system designers and Makers alike.
Today, we are proud to announce we have taken the next step in our journey to deliver custom silicon to everyone who needs it. Introducing the U54-MC RISC-V Core IP, the industry’s first RISC-V based, 64-bit, quad-core application processor with support for full featured operating systems including Linux, Unix and FreeBSD.
The standard U54-MC RISC-V Core contains four U54 CPUs along with a single E51 CPU, and is the first RISC-V Core to include multicore support and cache coherence. Each U54 CPU utilizes a highly efficient five-stage in-order pipeline. The U54 cores support the RV64GC ISA, which is expected to be the standard for Linux-based RISC-V devices. The 64-bit E51 CPU serves as a management core and is fully coherent with the main U54 cores. The U54-MC RISC-V Core is ideal for applications which need full operating system support such as AI, machine learning, networking, gateways, and smart IoT devices.
A development board based on U54-MC RISC-V Core IP will be available by Q1 2018.
The U54-MC RISC-V Core can be accessed at https://www.sifive.com/cores/u54-mc.
Please visit our RISC-V Core IP page to learn more about the U-Series.
Jack Kang
A member of the founding team at SiFive, Jack oversees the Business Development (BD), Customer Experience (CX), and Corporate Marketing groups at SiFive. He is responsible for strategic business initiatives and partnerships, technical pre-sales activities and post-sales support, and corporate messaging and campaigns at SiFive. Prior to SiFive, Jack held a variety of senior business development, product management, and product marketing roles at NVIDIA and Marvell with a long track record of successful, large-scale design wins. Jack received his BS degree in Electrical Engineering and Computer Science from UC Berkeley and has over 20 U.S. patents from his time as a CPU design engineer.
Read more Insights from the RISC-V Experts
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
